But 22 flip-flops isn't quite enough, even if two of them aren't in divide by 12 packages
I don't think you mathematical exercise took you anywhere useful
Hmm - ternary logic? I suspose there might be a way of exploiting the fact that a tri-state output can be in three states ...
I'd love to know what you've got in mind.
Nothing complicated about where it was pointing - the puzzling aspect was why one would want to point the OP that way.
A pretty good rule of thumb is to assume the minimum propagation delays to be one third of the maximum delays, but if the manufacturers don't guarantee it, it is risky to rely on it.
Measuring propagation delays before you build the circuit is sort of okay, for a one-off. One very fast TTL system I ws involved with at Nijmegen University relied on exactly that, and the engineer go the system back about once a year as one of other of the ICs had aged enough to take its propagation delay outside the acceptable envelope.
So the researchers didn't have an ESR machine for a couple of days while he shuffled ICs until he'd got it working again. I replaced a couple of critical components with ECLinPS and we got rid of almost a nanosecond of pattern-related jitter, as well as the really tricky race condition.
I essentially completed the design of a properly toleranced system, using a lot more ECLinPS to deliver much better performance, but the grant that ran the ESR machine dried up, so it was never built.
------------------ Bill Sloman, Nijmegen