Improve PWM outputs with S/H?

Den torsdag den 14. september 2017 kl. 03.45.05 UTC+2 skrev snipped-for-privacy@ieee.o rg:

ee.org:

nes:

024,

RC filtering,

C.

e the

o slowly

made.

ge won't

e will grow

d

old value

the PWM

.

t and a

al S/H amp can buffer

the strobe

ve any of the

add or

.

e bits

re

sing in

te them

eriod like with a timer.

run at a lower fraction of the full clock rate, and get most of the advanta ge.

timer

ou

s, you can still set up a timer.

if you have to interrupt that cpu you might as well do something a bit sma rter than reversing bits

Reply to
Lasse Langwadt Christensen
Loading thread data ...

On Thursday, September 14, 2017 at 4:09:51 AM UTC-7, Tim Williams wrote: [about sample/hold sampling of a PWM+filter triangle wave]

Two scenarios where this is NOT illlusory: a reference voltage, to be amplified for a DC power supply. Some stepping during a transition is acceptable, but driving high AC ripple into a (capacitive?) load is not. Or a trim voltage adjustment, which stays steady after power-on.

It is assumed that the phase is predictable: for a PWM signal with 1MHz clock, and 1 kHz cycle time, and a given RC filter, it is an easy optimization to calculate.

True. Another case for a S/H scheme is the problem of accurately measuring a slow (2 Hz) sinewave (or reasonable facsimile); a rectify-and-filter would take an egregious settling time, Sample/hold on a peak or trough, however, gives good accuracy, precisely because you CAN select, sometimes, a sample period for low amplitude fluctuation (good precision) or for good adherence to an ideal (the PWM ratio times a reference).

In both cases, the benefit is to get down to DC from an AC input, without settling-time of a simple lowpass filter.

It looks like there just ISN'T a jellybean low-cost/low-performance sample/hold or track/hold solution, though. Switch, driver, op amp, and some hold capacitor... it's gonna take up some board area.

Reply to
whit3rd

use a fast PWM.

say an 8 bit timer/counter in the AVR clocked at full clock speed set the most significant bits of the value in the PWM register in an interrupt service routine use whatever method to reverse low bits to decide when to dither the PWM value to

+1 - you only have to make this computation every 256 cycles, so so long as you can do in in fewer than 200 instructions (I estimate under 20 needed) there should be room to run code oustside of the ISR too.
--
This email has not been checked by half-arsed antivirus software
Reply to
Jasen Betts

Den torsdag den 14. september 2017 kl. 13.09.51 UTC+2 skrev Tim Williams:

even a 1st order S-D converter has noise shaping, if you write out the transfer function from input to output it is an all-pass, from the comparator to the output is a high pass

Reply to
Lasse Langwadt Christensen

An opamp would be more expensive than the addition of a DAC on the microcontroller

Cheers

Klaus

Reply to
Klaus Kragelund

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.