National Semiconductor LM317 datasheet

Published by Texas Instruments · 45 pages · Original PDF

65 discussions about the National Semiconductor LM317

LM317 3-Pin Adjustable Regulator

1 Features

  • Output voltage range:
    • Adjustable: 1.25V to 37V
  • Output current: 1.5A
  • Line regulation: 0.01%/V (typ)
  • Load regulation: 0.1% (typ)
  • Internal short-circuit current limiting
  • Thermal overload protection
  • Output safe-area compensation (new chip)
  • PSRR: 80dB at 120Hz for CADJ = 10μF (new chip)
  • Packages:
    • 4-pin, SOT-223 (DCY)
    • 3-pin, TO-263 (KTT)
    • 3-pin, TO-220 (KCS, KCT), legacy chip

2 Applications

  • Multifunction printers
  • AC drive power stage modules
  • Electricity meters
  • Servo drive control modules
  • Merchant network and server PSU

Figure from the manual

*Needed if the device is more than 6 inches from filter capacitors.

†Optional, improves transient response.

††See Equation 1.

$$ V_{OUT} = 1.25V \times \left(1 + \frac{R_2}{R_1}\right) + I_{ADJ} \times (R_2) \quad (1) $$

Typical Application

3 Description

The LM317 is an adjustable three-pin, positive-voltage regulator capable of supplying more than 1.5A over an output voltage range of 1.25V to 37V. The device requires only two external resistors to set the output voltage. The device features a typical line regulation of 0.01% and typical load regulation of 0.1%. The LM317 includes current limiting, thermal overload protection, and safe operating area protection. Overload protection remains functional even if the ADJUST pin is disconnected.

Typically, no capacitors are needed unless the device is situated more than 6 inches from the input filter capacitors. In that case, an input bypass is needed. Add an optional output capacitor to improve transient response. Bypass the adjustment pin to achieve very high ripple rejection ratios that are difficult to achieve with standard 3-pin regulators.

Package Information

PART NUMBER PACKAGE(1) PACKAGE SIZE(2)
LM317 DCY (SOT-223, 4) 6.5mm × 7mm
KTT (TO-263, 3) 10.16mm × 15.24mm
KCS, KCT (TO-220, 3)(3) 10.16mm × 4.55mm

(1) For more information, see the Mechanical, Packaging, and Orderable Information.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.

(3) Legacy chip.

Figure from the manual

Battery-Charger Circuit


An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Figure from the manual

TEXAS INSTRUMENTS www.ti.com

The regulator is floating and detects only the input-to-output differential voltage. Thus, supplies of several hundred volts are regulated as long as the maximum input-to-output differential is not exceeded. That is, avoid short-circuiting the output.

By connecting a fixed resistor between the adjustment pin and output, the LM317 is also able to be used as a precision current regulator. Supplies with electronic shutdown are achieved by clamping the adjustment terminal to ground, which programs the output to 1.25V where most loads draw little current.

2 Submit Document Feedback Copyright © 2025 Texas Instruments Incorporated

Table of Contents

  • 1 Features ........ 1
  • 2 Applications ........ 1
  • 3 Description ........ 1
  • 4 Device Comparison Table ........ 4
  • 5 Pin Configuration and Functions ........ 5
  • 6 Specifications ........ 6
  •     6.1 Absolute Maximum Ratings ........ 6
  •     6.2 ESD Ratings ........ 6
  •     6.3 Recommended Operating Conditions ........ 6
  •     6.4 Thermal Information (Legacy Chip) ........ 7
  •     6.5 Thermal Information (New Chip) ........ 7
  •     6.6 Electrical Characteristics ........ 8
  •     6.7 Typical Characteristics ........ 9
  • 7 Detailed Description ........ 13
  •     7.1 Overview ........ 13
  •     7.2 Functional Block Diagram ........ 13
  •     7.3 Feature Description ........ 13
  •     7.4 Device Functional Modes ........ 14
  • 8 Application and Implementation ........ 15
  •     8.1 Application Information ........ 15
  •     8.2 Typical Application ........ 15
  •     8.3 System Examples ........ 17
  •     8.4 Power Supply Recommendations ........ 23
  •     8.5 Layout ........ 23
  • 9 Device and Documentation Support ........ 28
  •     9.1 Device Support ........ 28
  •     9.2 Receiving Notification of Documentation Updates ........ 28
  •     9.3 Support Resources ........ 28
  •     9.4 Trademarks ........ 28
  •     9.5 Electrostatic Discharge Caution ........ 28
  •     9.6 Glossary ........ 28
  • 10 Revision History ........ 29
  • 11 Mechanical, Packaging, and Orderable Information ........ 29

Figure from the manual

4 Device Comparison Table

IOUT PARAMETER LM317 (Legacy Chip) LM317 (New Chip) LM317-N LM317A LM317HV UNIT
1.5A Input voltage range 4.25 to 40 4.25 to 40 4.25 to 40 4.25 to 40 4.25 - 60 V
Load regulation accuracy 1.5 1.5 1.5 1 1.5 %
PSRR (120Hz) 64 80 80 80 65 dB
Recommended operating temperature 0 to 125 0 to 125 0 to 125 –40 to 125 0 to 125 °C
TO-220 (NDE) TJA 23.5 23.2 23.3 23 °C/W
TO-200 (KCT) TJA 37.9 N/A N/A °C/W
TO-252 TJA N/A 54 54 °C/W
TO-263 TJA 38 41 41 N/A °C/W
SOT-223 TJA 66.8 59.6 59.6 59.6 °C/W
TO-92 TJA N/A 186 186 °C/W
0.5A LM317M
Input voltage range 3.75 to 40 V
Load regulation accuracy 1.5 %
PSRR (120Hz) 80 dB
Recommended operating temperature –40 to 125 °C
SOT-223 TJA 60.2 °C/W
TO-252 TJA 56.9 °C/W
0.1A LM317L LM317L-N
Input voltage range 3.75 to 40 4.25 to 40 V
Load regulation accuracy 1 1.5 %
PSRR (120Hz) 62 80 dB
Recommended operating temperature –40 to 125 –40 to 125 °C
SOT-23 TJA 167.8 N/A °C/W
SO-8 TJA N/A 165 °C/W
DSBGA TJA N/A 290 °C/W
TO-92 TJA N/A 180 °C/W

Figure from the manual

5 Pin Configuration and Functions

Figure from the manual Figure 5-1. DCY Package, 4-Pin SOT-223 (Top View)

Figure from the manual Figure 5-2. KCS or KCT Package, 3-Pin TO-220 (Top View), Legacy Chip

Figure from the manual Figure 5-3. KTT Package, 3-Pin TO-263 (Top View)

Pin Functions, Metal Can Packages

Figure from the manual

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

MIN MAX UNIT
Power dissipation Internally limited
Input-output voltage differential –0.3 40 V
Storage temperature, Tstg –65 150 °C
Operating virtual junction temperature, TJ (legacy chip) –65 150 °C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

6.2 ESD Ratings

VALUE UNIT
Legacy Chip New Chip
V(ESD) Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±2500 ±3000 V
Charged device model (CDM), per JEDEC specification JESD22-C101(2) ±1000 NA

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

MIN MAX UNIT
VO Output voltage 1.25 37 V
VI – VO Input-to-output differential voltage 3 40 V
IO Output current 0.01 1.5 A
TJ Operating virtual junction temperature 0 125 °C

6.4 Thermal Information (Legacy Chip)

THERMAL METRIC(1) LM317 UNIT
DCY (SOT-223) 4 PINS KCS (TO-220) 3 PINS KCT (TO-220) 3 PINS KTT (TO-263) 3 PINS
Rθ(JA) Junction-to-ambient thermal resistance 66.8 23.5 37.9 38.0 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 43.2 15.9 51.1 36.5 °C/W
RθJB Junction-to-board thermal resistance 16.9 7.9 23.2 18.9 °C/W
ΨJT Junction-to-top characterization parameter 3.6 3.0 13.0 6.9 °C/W
ΨJB Junction-to-board characterization parameter 16.8 7.8 22.8 17.9 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance NA 0.1 4.2 1.1 °C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application note.

6.5 Thermal Information (New Chip)

THERMAL METRIC (1) (2) LM317 UNIT
DCY (SOT-223) 4 PINS KTT (TO-263) 3 PINS
Rθ(JA) Junction-to-ambient thermal resistance 59.6 41.0 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 39.3 43.6 °C/W
RθJB Junction-to-board thermal resistance 8.4 23.6 °C/W
ΨJT Junction-to-top characterization parameter 1.8 10.4 °C/W
ΨJB Junction-to-board characterization parameter 8.3 22.6 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance — 0.9 °C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application note.

(2) When surface-mount packages are used (SOT-223), the junction to ambient thermal resistance is reduced by increasing the PCB copper area that is thermally connected to the package. See the Heat Sink Requirements section for heat sink techniques.

Figure from the manual

6.6 Electrical Characteristics

some specifications apply over the full operating temperature range as noted; unless otherwise specified, TJ = 25°C, VIN – VOUT = 5V, and IOUT = 10mA(1)

PARAMETER TEST CONDITIONS(1) MIN TYP MAX UNIT
Reference voltage TJ = 25°C 1.25 V
3V ≤ (VIN – VOUT) ≤ 40V, 10mA ≤ IOUT ≤ 1500mA, PD ≤ 20W 1.2 1.25 1.3
Line regulation(2) 3V ≤ (VIN – VOUT) ≤ 40V(4) TJ = 25°C 0.01 0.04 %/V
(over full operating temperature range) 0.02 0.07
Load regulation Legacy chip IO = 10mA to 1500mA, CADJ = 10μF(3), TJ = 25°C VO ≤ 5V 25 mV
VO ≥ 5V 0.1 0.5 %VO
IO = 10mA to 1500mA, TJ = 0°C to 125°C VO ≤ 5V 20 70 mV
VO ≥ 5V 0.3 1.5
New chip 10mA ≤ IOUT ≤ IMAX(5) TJ = 25°C 0.1 0.5 %VO
(over full operating temperature range) 0.3 1.5
Thermal regulation 20ms pulse 0.04 0.07 %/W
Adjustment pin current Over full operating temperature range 50 100 μA
Adjustment pin current change 10mA ≤ IOUT ≤ IMAX(4) 3V ≤ (VIN – VOUT) ≤ 40V Over full operating temperature range 0.2 5 μA
Temperature stability Legacy chip TMIN ≤ TJ ≤ TMAX Over full operating temperature range 0.7 %VO
New chip 1%
Minimum load current (VIN – VOUT) = 40V Over full operating temperature range 3.5 10 mA
Current limit (VIN – VOUT) ≤ 15V PD < PMAX(3) 1.5 2.2 A
(VIN – VOUT) = 40V PD < PMAX(3), TJ = 25°C 0.15 0.4
RMS output noise, % of VOUT 10Hz ≤ f ≤ 10kHz 0.003 %
Ripple rejection ratio Legacy chip VOUT = 10V, f = 120Hz, CADJ = 0μF(4) 57 dB
VOUT = 10V, f = 120Hz, CADJ = 10μF(4) 62 64
New chip VOUT = 10V, f = 120Hz, CADJ = 0μF (over full operating temperature range) 65
VOUT = 10V, f = 120Hz, CADJ = 10μF (over full operating temperature range) 66 80
Long-term stability TJ = 25°C 0.3 1 %/1k hr

(1) For the legacy chip (unless otherwise noted), the following test conditions apply: |VI – VO| = 5V, IOMAX = 1.5A, and TJ = 0°C to 125°C. Pulse testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible.

(2) For the legacy chip, line regulation is expressed as the percentage change in output voltage per 1V change at the input.

(3) For the legacy chip, maximum power dissipation is a function of TJ(max), RθJA, and TA. The maximum allowable power dissipation at any allowable ambient temperature is PD = (TJ(max) – TA) / RθJA. Operating at the absolute maximum TJ of 150°C potentially affects reliability.

(4) For the legacy chip, CADJ is connected between the ADJUST pin and GND.

(5) For the new chip, regulation is measured at a constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage resulting from heating effects are covered under the specifications for thermal regulation.

Figure from the manual

6.7 Typical Characteristics

Figure from the manual Figure 6-1. Load Regulation (Legacy Chip)

Figure from the manual Figure 6-2. Load Regulation (Legacy Chip)

Figure from the manual Figure 6-3. Load Regulation (New Chip)

Figure from the manual Figure 6-4. Load Transient Response (Legacy Chip)

Figure from the manual Figure 6-5. Load Transient Response (Legacy Chip)

Figure from the manual Figure 6-6. Load Transient Response (New Chip)

Figure from the manual

LM317

6.7 Typical Characteristics (continued)

Figure from the manual Figure 6-7. Line Regulation (Legacy Chip)

Figure from the manual Figure 6-8. Output Voltage vs Input Voltage, VOUT = VREF (New Chip)

Figure from the manual Figure 6-9. Output Voltage vs Input Voltage, VOUT = 5V (New Chip)

Figure from the manual Figure 6-10. Ripple Rejection vs Output Current (Legacy Chip)

Figure from the manual Figure 6-11. Ripple Rejection vs Output Voltage (Legacy Chip)

Figure from the manual Figure 6-12. Ripple Rejection vs Frequency (Legacy Chip)

6.7 Typical Characteristics (continued)

Figure from the manual

Figure 6-13. Ripple Rejection vs Output Voltage (New Chip)

Figure from the manual

Figure 6-14. Ripple Rejection vs Frequency (New Chip)

Figure from the manual

Figure 6-15. Ripple Rejection vs Output Current (New Chip)

Figure from the manual

Figure 6-16. Current Limit Threshold (New Chip)

Figure from the manual

Figure 6-17. Adjustment Current vs Temperature (New Chip)

Figure from the manual

Figure 6-18. Dropout Voltage vs Temperature (New Chip)

Figure from the manual

LM317

6.7 Typical Characteristics (continued)

Figure from the manual

Figure 6-19. Temperature Stability (New Chip)

Figure from the manual

Figure 6-20. Minimum Operating Current (New Chip)

Figure 6-21. Output Impedance vs Frequency (New Chip)

Figure 6-22. Line Transient Response (New Chip)

7 Detailed Description

7.1 Overview

The LM317 is an adjustable three-pin, positive-voltage regulator capable of supplying up to 1.5A over an output voltage range of 1.25V to 37V. The device requires only two external resistors to set the output voltage. The device features a typical line regulation of 0.01% and typical load regulation of 0.1%. The LM317 includes current limiting, thermal overload protection, and safe operating area protection. Overload protection remains functional even if the ADJUST pin is disconnected.

The LM317 is designed to minimize the IADJUST current and make this current constant with line and load changes. A 100µA current from the ADJUST pin represents an error term.

7.2 Functional Block Diagram

Figure from the manual

7.3 Feature Description

7.3.1 NPN Darlington Output Drive

The NPN Darlington output topology provides naturally low output impedance and an output capacitor is optional. A 3V headroom is recommended (VI – VO) to support maximum current and lowest temperature.

7.3.2 Overload Block

Overcurrent and overtemperature shutdown protects the device against overload or damage from operating in excessive heat.

7.3.3 Programmable Feedback

An op amp with a 1.25V offset input at the ADJUST pin provides easy output voltage or current programming (but not both). For current regulation applications, use a single resistor whose resistance value is 1.25V / IO and a power rating greater than (1.25V)² / R. For voltage regulation applications, two resistors set the output voltage.

LM317

Texas Instruments

7.4 Device Functional Modes

7.4.1 Normal Operation

The device OUTPUT pin sources current necessary to make the OUTPUT pin 1.25V greater than ADJUST pin to provide output regulation.

7.4.2 Operation With Low Input Voltage

The device requires up to 3V headroom (VI – VO) to operate in regulation. The device potentially drops out and OUTPUT voltage becomes the INPUT voltage minus the dropout voltage with less headroom.

7.4.3 Operation at Light Loads

The device passes the bias current to the OUTPUT pin. Make sure the load or feedback consumes this minimum current for regulation or the output is potentially too high. See the Electrical Characteristics table for the minimum load current needed to maintain regulation.

7.4.4 Operation In Self Protection

When an overload occurs, the device shuts down the Darlington NPN output stage or reduces the output current to prevent device damage. The device automatically resets from the overload. The output is either reduced or alternates between on and off until the overload is removed.

Figure from the manual

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The flexibility of the LM317 allows the device to be configured to take on many different functions in DC power applications.

8.2 Typical Application

Figure from the manual Figure 8-1. Adjustable Voltage Regulator

8.2.1 Design Requirements
  • R1 and R2 are required to set the output voltage.
  • Use $C_{ADJ}$ to improve ripple rejection. $C_{ADJ}$ prevents amplification of the ripple when the output voltage is adjusted higher. The impact of $C_{ADJ}$ on the ripple rejection performance is captured in the Electrical Characteristics table.
  • $C_i$ is recommended, particularly if the regulator is not in close proximity to the power-supply filter capacitors. A 0.1µF or 1µF ceramic or tantalum capacitor provides sufficient bypassing for most applications, especially when adjustment and output capacitors are used.
  • $C_O$ improves transient response, but is not needed for stability.
  • Protection diode D2 is recommended if $C_{ADJ}$ is used. The diode provides a low-impedance discharge path to prevent the capacitor from discharging into the output of the regulator.
  • Protection diode D1 is recommended if $C_O$ is used. The diode provides a low-impedance discharge path to prevent the capacitor from discharging into the output of the regulator.

Figure from the manual

LM317

TEXAS INSTRUMENTS www.ti.com

8.2.2 Detailed Design Procedure

$V_O$ is calculated as shown in Equation 2. $I_{ADJ}$ is typically 50\muA and negligible in most applications.

$V_O = V_REF (1 + R2 / R1) + (I_ADJ × R2) \quad (2)$

8.2.3 Application Curves

Figure 8-2. Line-Transient Response (Legacy Chip)

Figure 8-3. Line-Transient Response (Legacy Chip)

Figure 8-4. Line-Transient Response (New Chip)

Figure 8-5. Load Transient Response (New Chip)

Figure from the manual

Figure from the manual

Figure from the manual

Figure from the manual

Figure from the manual

TEXAS INSTRUMENTS

SLVS044Z–SEPTEMBER 1997–REVISED APRIL 2025

8.3 System Examples

8.3.1 0V to 30V Regulator Circuit

Here, the voltage is determined by:

$V_OUT = V_REF \left(1 + R_2 + R_3/R_1\right) - 10V$ (3)

By varying the voltage at the terminal of R3 (−10V in Figure 8-6), $V_{OUT}$ is varied from 0V to 30V. In the absence of −10V, the $V_{OUT}$ is only regulated to the lowest value of $V_{REF}$ by making $R_2$ = 0Ω.

Figure from the manual

Figure 8-6. 0V to 30V Regulator Circuit

Submit Document Feedback 17

Figure from the manual

LM317

TEXAS INSTRUMENTS www.ti.com

8.3.2 Adjustable Regulator Circuit With Improved Ripple Rejection

As shown in Figure 8-7, C2 helps stabilize the voltage at the ADJUST pin, which helps reject noise. Diode D1 exists to discharge C2 in case the output is shorted to ground.

Figure from the manual

Figure 8-7. Adjustable Regulator Circuit with Improved Ripple Rejection

8.3.3 Precision Current-Limiter Circuit

This application limits the output current to $I_{LIMIT}$ in Figure 8-8.

Figure from the manual

Figure 8-8. Precision Current-Limiter Circuit

8.3.4 Tracking Preregulator Circuit

This application keeps a constant voltage across the second LM317 in the circuit of Figure 8-9.

Figure from the manual

Figure 8-9. Tracking Preregulator Circuit

Figure from the manual

TEXAS INSTRUMENTS

SLVS044Z–SEPTEMBER 1997–REVISED APRIL 2025

8.3.5 1.25V to 20V Regulator Circuit With Minimum Program Current

Because the value of $V_{REF}$ is constant, the value of $R_1$ determines the amount of current that flows through $R_1$ and $R_2$. The size of R2 determines the IR drop from ADJUSTMENT to GND. Higher values of R2 translate to higher $V_{OUT}$. Equation 4, Equation 5, and Figure 8-10 illustrate this relationship.

$V_OUT = V_REF\left(1 + R_2/R_1\right) \quad (4)$

$(R_1 + R_2)_min = V_ol_reg(min) \quad (5)$

Figure from the manual Figure 8-10. 1.25V to 20V Regulator Circuit With Minimum Program Current

8.3.6 Battery-Charger Circuit

The series resistor limits the current output of the LM317, minimizing damage to the battery cell.

$V_OUT = 1.25 V × \left(1 + R2/R1\right) \quad (6)$

$I_OUT(short) = \frac1.25VRS \quad (7)$

$Output Impedance = RS × \left(1 + R2/R1\right) \quad (8)$

Figure from the manual Figure 8-11. Battery-Charger Circuit

Submit Document Feedback 19

Figure from the manual

8.3.7 50mA, Constant-Current, Battery-Charger Circuit

Use the current-limit operation mode to trickle charge a battery at a fixed current. ICHG = 1.25V ÷ 24Ω. Make sure VI is greater than VBAT + 4.25V. (1.25V [VREF] + 3V [headroom]). Figure 8-12 shows a diagram of a battery-charger circuit.

Figure from the manual

Figure 8-12. 50mA, Constant-Current, Battery-Charger Circuit

8.3.8 Slow Turn-On 15V Regulator Circuit

The capacitor C1, in combination with the PNP transistor, helps the circuit (Figure 8-13) to slowly start supplying voltage. In the beginning, the capacitor is not charged. Therefore, the output voltage starts at VC1 + VBE + 1.25V = 0V + 0.65V + 1.25V = 1.9V. When the capacitor voltage rises, VOUT rises at the same rate. When the output voltage reaches the value determined by R1 and R2, the PNP is turned off.

Figure from the manual

Figure 8-13. Slow Turn-On 15V Regulator Circuit

8.3.9 AC Voltage-Regulator Circuit

Figure 8-14 shows a circuit employing two LM317 devices. These two LM317 devices regulate both the positive and negative swings of a sinusoidal AC input.

Figure from the manual

Figure 8-14. AC Voltage-Regulator Circuit

TEXAS INSTRUMENTS

8.3.10 Current-Limited 6V Charger Circuit

When charge current increases, the voltage at the bottom resistor increases until the NPN starts sinking current from the ADJUST pin. The voltage at the ADJUST pin drops, and consequently the output voltage decreases until the NPN stops conducting. Figure 8-15 shows the current-limited circuit.

Figure from the manual

Figure 8-15. Current-Limited 6V Charger Circuit

8.3.11 Adjustable 4A Regulator Circuit

This application keeps the output current at 4A while having the ability to adjust the output voltage using the adjustable (1.5kΩ in Figure 8-16) resistor.

Figure from the manual

Figure 8-16. Adjustable 4A Regulator Circuit

Submit Document Feedback 21

TEXAS INSTRUMENTS www.ti.com

8.3.12 High-Current Adjustable Regulator Circuit

The PNP (2N2905) and NPN (2N6486) at the top of Figure 8-17 allow higher currents at VOUT than the LM317 provides. Meanwhile, the output voltage remains at levels determined by the ADJUST pin resistor divider of the LM317.

Figure from the manual

Figure 8-17. High-Current Adjustable Regulator Circuit

TEXAS INSTRUMENTS

8.4 Power Supply Recommendations

The LM317 is designed to operate from an input voltage supply range between 1.25V to 37V greater than the output voltage. If the device is more than six inches from the input filter capacitors, use an input bypass capacitor of any type for stability. Make sure this capacitor is 0.1µF or greater.

8.5 Layout

8.5.1 Layout Guidelines

  • Bypass the input pin to ground with a bypass capacitor.
  • The optimum placement is closest to the input pin of the device and the system GND. Take care to minimize the loop area formed by the bypass-capacitor connection, the input pin, and the system GND.
  • For operation at full rated load, use wide trace lengths to eliminate I × R drop and heat dissipation.
8.5.1.1 Thermal Considerations
8.5.1.1.1 Heat Sink Requirements

The LM317 (new chip) regulators have internal thermal shutdown to protect the device from overheating. Under all operating conditions, make sure the device junction temperature does not exceed the rated maximum junction temperature ($T_J$) of 125°C for the LM317 (new chip). A heat sink is required depending on the maximum device power dissipation and the maximum ambient temperature of the application. To determine if a heat sink is needed, Equation 9 calculates the power dissipated by the regulator, $P_D$.

$P_D = ((V_IN - V_OUT) × I_L) + (V_IN × I_G) \quad (9)$

Figure 8-18 shows the voltage and currents that are present in the circuit.

Equation 10 calculates the next parameter, which is the maximum allowable temperature rise, $T_{R(MAX)}$.

$T_R(MAX) = T_J(MAX) - T_A(MAX) \quad (10)$

where:

  • $T_{J(MAX)}$ is the maximum allowable junction temperature (125°C for the LM317, new chip)
  • $T_{A(MAX)}$ is the maximum ambient temperature encountered in the application

Using the calculated values for $T_{R(MAX)}$ and $P_D$, Equation 11 calculates the maximum allowable value for the junction-to-ambient thermal resistance (R_\theta JA).

$R_\theta JA = (T_R(MAX) / P_D) \quad (11)$

Figure from the manual

Figure 8-18. Power Dissipation Diagram

If the calculated maximum allowable thermal resistance is higher than the actual package rating, then no additional work is needed. If the calculated maximum allowable thermal resistance is lower than the actual package rating, correct this issue. Either reduce $P_D$ or $T_{A(MAX)}$, or lower R_\theta JA by adding a heat sink, or some combination thereof. $P_D$ is the device power dissipation, $T_{A(MAX)}$ is the maximum ambient temperature, and R_\theta JA is the device thermal resistance.

Submit Document Feedback 23

Figure from the manual

Equation 12 calculates the value if a heat sink is needed.

θHA ≤ (RθJA – (θCH + RθJC)) (12)

where:

  • θCH is the thermal resistance of the contact area between the device case and the heat sink surface
  • RθJC is thermal resistance from the junction of the die to the surface of the package case

When a value for θHA is calculated, select a heat sink with a value that is less than, or equal to, this number.

The θHA rating is specified numerically by the heat sink manufacturer in the catalog, or given in a curve plotting temperature rise versus power dissipation for the heat sink.

8.5.1.1.2 Heat Sinking Surface-Mount Packages

The TO-263 (KTT), SOT-223 (DCY), and TO-220 (KCS, KCT) packages use a copper plane on the PCB and the PCB as a heat sink. To optimize the heat sinking ability of the plane and PCB, solder the tab of the package to the plane.

8.5.1.1.2.1 Heatsinking the SOT-223 (DCY) Package

Figure 8-19 and Figure 8-20 show information for the SOT-223 package. Figure 8-20 assumes a RθJA of 74°C/W for 1oz. copper and 59.6°C/W for 2oz. copper (further details are in Section 6.5) and a maximum junction temperature of 125°C. See the AN-1028 Maximum Power Enhancement Techniques for Power Packages application note for thermal enhancement techniques to be used with the SOT-223 and TO-252 packages.

Figure from the manual

Figure 8-19. RθJA vs Copper (2oz.) Area for the SOT-223 Package

Figure from the manual

Figure 8-20. Maximum Power Dissipation vs TAMB for the SOT-223 Package

Figure from the manual

TEXAS INSTRUMENTS

LM317

SLVS044Z–SEPTEMBER 1997–REVISED APRIL 2025

8.5.1.1.2.2 Heat Sinking the TO-263 (KTT) Package

Figure 8-21 shows the TO-263 measured values of RθJA for different copper area sizes using a typical PCB with 1oz. copper. This figure also shows no solder mask over the copper area used for heat sinking.

As shown in Figure 8-21, increasing the copper area beyond 1 square inch produces very little improvement. The minimum value of RθJA for the TO-263 package mounted to a PCB is 32°C/W.

Figure from the manual

Figure 8-21. RθJA vs Copper (1-oz.) Area for the TO-263 Package

As a design aid, Figure 8-22 shows the maximum allowable power dissipation compared to ambient temperature for the TO-263 device. This figure assumes RθJA is 35°C/W and the maximum junction temperature is 125°C.

Figure from the manual

Figure 8-22. Maximum Power Dissipation vs TAMB for the TO-263 Package

Copyright © 2025 Texas Instruments Incorporated Submit Document Feedback 25

TEXAS INSTRUMENTS

8.5.2 Layout Examples

Figure from the manual

Figure 8-23. Layout Example (Legacy Chip)

Figure from the manual

Figure 8-24. SOT-223 Layout Example (New Chip)

26 Submit Document Feedback Copyright © 2025 Texas Instruments Incorporated

TEXAS INSTRUMENTS

SLVS044Z–SEPTEMBER 1997–REVISED APRIL 2025

Figure from the manual

Figure 8-25. TO-220 Layout Example (New Chip)

Submit Document Feedback 27

Figure from the manual

9 Device and Documentation Support

9.1 Device Support

9.1.1 Device Nomenclature

Device Nomenclature

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision Y (April 2020) to Revision Z (April 2025)

Change Page
Updated the numbering format for tables, figures, and cross-references throughout the document. 1
Added new silicon devices to document. 1
Added new silicon curves to Typical Characteristics section 1
Changed Features, Applications, and Description sections. 1
Added LM317 (New Chip) column to Device Comparison Table 4
Changed DCY pinout drawing and INPUT and OUTPUT description in Pin Functions table. 5
Added Power dissipation row to Absolute Maximum Ratings table. 6
Added new chip information to ESD Ratings table. 6
Added Thermal Information (New Chip) table. 7
Changed Electrical Characteristics table. 8
Changed ADJUST pin current discussion in second paragraph of Overview section. 13
Added effect of CADJ on ripple rejection discussion to second bullet of Design Requirements 15
Added new silicon curves to Application Curves 16
Deleted –10V from Equation 2. 19
Changed The NPNs to The PNP (2N2905) and NPN (2N6486) in High-Current Adjustable Regulator Circuit section. 22
Added Thermal Considerations section and subsections. 23

Changes from Revision X (September 2016) to Revision Y (April 2020)

Change Page
Added Device Comparison Table 4
Changed VIN to IOUT in Load Transient Response figures. 9
Added missing caption to second y-axis in second Load Transient Response figure. 9
Changed VOUT and output impedance equations in Battery-Charger Circuit section. 19

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Figure from the manual

PACKAGE OPTION ADDENDUM

www.ti.com 24-Mar-2026

PACKAGING INFORMATION

Orderable part number Status (1) Material type (2) Package Pins Package qty Carrier RoHS (3) Lead finish/ Ball material (4) MSL rating/ Peak reflow (5) Op temp (°C) Part marking (6)
LM317DCY Active Production SOT-223 (DCY) 4 80 TUBE Yes SN Level-2-260C-1 YEAR 0 to 125 L3
LM317DCY.A Active Production SOT-223 (DCY) 4 80 TUBE Yes SN Level-2-260C-1 YEAR 0 to 125 L3
LM317DCY.B Active Production SOT-223 (DCY) 4 80 TUBE Yes SN Level-2-260C-1 YEAR 0 to 125 L3
LM317DCYG3 Active Production SOT-223 (DCY) 4 80 TUBE Yes SN Level-2-260C-1 YEAR 0 to 125 L3
LM317DCYR Active Production SOT-223 (DCY) 4 2500 LARGE T&R Yes SN Level-2-260C-1 YEAR 0 to 125 L3
LM317DCYR.A Active Production SOT-223 (DCY) 4 2500 LARGE T&R Yes SN Level-2-260C-1 YEAR 0 to 125 L3
LM317DCYR.B Active Production SOT-223 (DCY) 4 2500 LARGE T&R Yes SN Level-2-260C-1 YEAR 0 to 125 L3
LM317DCYRG3 Active Production SOT-223 (DCY) 4 2500 LARGE T&R Yes SN Level-2-260C-1 YEAR 0 to 125 L3
LM317KCS NRND Production TO-220 (KCS) 3 50 TUBE Yes SN N/A for Pkg Type 0 to 125 LM317
LM317KCS.A NRND Production TO-220 (KCS) 3 50 TUBE Yes SN N/A for Pkg Type 0 to 125 LM317
LM317KCSE3 NRND Production TO-220 (KCS) 3 50 TUBE Yes SN N/A for Pkg Type 0 to 125 LM317
LM317KTTR Active Production DDPAK/ TO-263 (KTT) 3 500 LARGE T&R ROHS Exempt SN Level-3-245C-168 HR 0 to 125 LM317
LM317KTTR Active Production DDPAK/ TO-263 (KTT) 3 500 LARGE T&R Yes SN Level-3-245C-168 HR 0 to 125 LM317
LM317KTTR.A Active Production DDPAK/ TO-263 (KTT) 3 500 LARGE T&R Yes SN Level-3-245C-168 HR 0 to 125 LM317
LM317KTTR.A Active Production DDPAK/ TO-263 (KTT) 3 500 LARGE T&R ROHS Exempt SN Level-3-245C-168 HR 0 to 125 LM317
LM317KTTR.B Active Production DDPAK/ TO-263 (KTT) 3 500 LARGE T&R Yes SN Level-3-245C-168 HR 0 to 125 LM317
LM317KTTR.B Active Production DDPAK/ TO-263 (KTT) 3 500 LARGE T&R ROHS Exempt SN Level-3-245C-168 HR 0 to 125 LM317
LM317KTTRG3 Active Production DDPAK/ TO-263 (KTT) 3 500 LARGE T&R ROHS Exempt SN Level-3-245C-168 HR 0 to 125 LM317
LM317KTTRG3 Active Production DDPAK/ TO-263 (KTT) 3 500 LARGE T&R Yes SN Level-3-245C-168 HR 0 to 125 LM317

(1) Status: For more details on status, see our product life cycle.

Addendum-Page 1

Figure from the manual

TEXAS INSTRUMENTS

PACKAGE OPTION ADDENDUM 24-Mar-2026

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2

Figure from the manual

PACKAGE MATERIALS INFORMATION

22-Sep-2026

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Figure from the manual

TAPE DIMENSIONS

Figure from the manual

A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
W Overall width of the carrier tape
P1 Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant
LM317DCYR SOT-223 DCY 4 2500 330.0 12.4 6.85 7.3 1.88 8.0 12.0 Q3
LM317DCYR SOT-223 DCY 4 2500 330.0 12.4 6.55 7.25 1.9 8.0 12.0 Q3
LM317DCYR SOT-223 DCY 4 2500 330.0 12.4 7.05 7.4 1.9 8.0 12.0 Q3
LM317KTTR DDPak/TO-263 KTT 3 500 330.0 24.4 10.8 16.3 5.11 16.0 24.0 Q2
LM317KTTR DDPak/TO-263 KTT 3 500 330.0 24.4 10.75 14.85 5.0 16.0 24.0 Q2

Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION

22-Sep-2026

TAPE AND REEL BOX DIMENSIONS

Figure from the manual

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LM317DCYR SOT-223 DCY 4 2500 367.0 367.0 35.0
LM317DCYR SOT-223 DCY 4 2500 336.0 336.0 48.0
LM317DCYR SOT-223 DCY 4 2500 340.0 340.0 38.0
LM317KTTR DDPak/TO-263 KTT 3 500 340.0 340.0 38.0
LM317KTTR DDPak/TO-263 KTT 3 500 356.0 356.0 45.0

Pack Materials-Page 2

PACKAGE MATERIALS INFORMATION

22-Sep-2026

TUBE

Figure from the manual

*All dimensions are nominal

Device Package Name Package Type Pins SPQ L (mm) W (mm) T (μm) B (mm)
LM317DCY DCY SOT-223 4 80 559 8.6 500 3.6
LM317DCY DCY SOT-223 4 80 542.9 8.6 3606 2.67
LM317DCY.A DCY SOT-223 4 80 542.9 8.6 3606 2.67
LM317DCY.A DCY SOT-223 4 80 559 8.6 500 3.6
LM317DCY.B DCY SOT-223 4 80 542.9 8.6 3606 2.67
LM317DCY.B DCY SOT-223 4 80 559 8.6 500 3.6
LM317DCYG3 DCY SOT-223 4 80 559 8.6 500 3.6
LM317DCYG3 DCY SOT-223 4 80 542.9 8.6 3606 2.67
LM317KCS KCS TO-220 3 50 532 34.1 700 9.6
LM317KCS.A KCS TO-220 3 50 532 34.1 700 9.6
LM317KCSE3 KCS TO-220 3 50 532 34.1 700 9.6

Pack Materials-Page 3

PACKAGE OUTLINE

DCY0004A

SOT-223 - 1.8 mm max height

PLASTIC SMALL OUTLINE

Figure from the manual

7.3 6.7

PIN 1 INDEX AREA

1

2.3

4.6

3X 0.84 0.66

⊕ 0.1 M C A B

3

6.7 6.3

3.1 2.9

4

3.7 3.3

A B

C

⌒ 0.08 C

1.8 MAX

0.10 0.02

(1.6)

0.25 GAGE PLANE

10° 0°

0.75 MIN

0.35 0.23

4214843/C 05/2026

NOTES:

  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC TO-261.

TEXAS INSTRUMENTS

Figure from the manual

Figure from the manual

EXAMPLE BOARD LAYOUT

DCY0004A SOT-223 - 1.8 mm max height PLASTIC SMALL OUTLINE

Figure from the manual

LAND PATTERN EXAMPLE EXPOSED METAL SHOWN SCALE:6X

SOLDER MASK DETAILS

4214843/C 05/2026

NOTES: (continued)

  1. Publication IPC-7351 may have alternate designs.
  2. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

TEXAS INSTRUMENTS

EXAMPLE STENCIL DESIGN

DCY0004A SOT-223 - 1.8 mm max height PLASTIC SMALL OUTLINE

Figure from the manual

PKG (3.48) (2.32) 3X (2.15) 1 3X (0.95) EXPOSED METAL TYP 4X (0.805) SYMM 4 4X (1.41) (2.3) 3 4X (0.96) (R0.05) TYP (2.9)

SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL SCALE:8X

4214843/C 05/2026

TEXAS INSTRUMENTS

KCS0003B

PACKAGE OUTLINE

TO-220 - 19.65 mm max height

TO-220

Figure from the manual

4222214/B 08/2018

NOTES:

  1. Dimensions are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC registration TO-220.

TEXAS INSTRUMENTS

Figure from the manual

Figure from the manual

EXAMPLE BOARD LAYOUT

KCS0003B TO-220 - 19.65 mm max height TO-220

Figure from the manual

0.07 MAX ALL AROUND

□(1.7)

R (0.05)

SOLDER MASK— OPENING

3X Ø (1.2)

1

(2.54)

2

2X Ø (1.7) METAL

3

(5.08)

2X SOLDER MASK OPENING

0.07 MAX ALL AROUND

LAND PATTERN EXAMPLE NON-SOLDER MASK DEFINED SCALE:15X

4222214/B 08/2018

TEXAS INSTRUMENTS

Figure from the manual

MECHANICAL DATA

KTT (R-PSFM-G3) PLASTIC FLANGE-MOUNT PACKAGE

Figure from the manual

4200577-3/G 01/13

NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0,005 (0,13) per side. Falls within JEDEC TO-263 variation AA, except minimum lead thickness and minimum exposed pad length.

Figure from the manual

LAND PATTERN DATA

KTT (R-PSFM-G3) PLASTIC FLANGE-MOUNT PACKAGE

Figure from the manual

4208208–2/C 08/12

NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Publication IPC-SM-782 is recommended for alternate designs. D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads. F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.

Figure from the manual

PACKAGE OUTLINE

KTT0003B

TO-263 - 4.83 mm max height

TRANSISTOR OUTLINE

Figure from the manual

NOTES:

  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Features may not exist and shape may vary per different assembly sites.
  4. Reference JEDEC registration TO-263, except minimum lead thickness and minimum exposed pad length.

TEXAS INSTRUMENTS

Figure from the manual

Figure from the manual

EXAMPLE BOARD LAYOUT

KTT0003B TO-263 - 4.83 mm max height TRANSISTOR OUTLINE

Figure from the manual

LAND PATTERN EXAMPLE EXPOSED METAL SHOWN SCALE:5X

SOLDER MASK DETAILS

4215105/C 08/2024

NOTES: (continued)

  1. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004).
  2. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

KTT0003B TO-263 - 4.83 mm max height TRANSISTOR OUTLINE

Figure from the manual

(1.29) TYP (0.91) 32X (□ 1.09) (1.29) 3X (1.07) 1 3X (2.16) (1.29) TYP (2.54) (4.515) SYMM 4 EXPOSED METAL TYP 3 (R0.05) TYP 14.17

SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL EXPOSED PAD 60% PRINTED SOLDER COVERAGE BY AREA SCALE:6X

4215105/C 08/2024

NOTES: (continued)

  1. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
  2. Board assembly site may have different recommendations for stencil design.

TEXAS INSTRUMENTS

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale, TI’s General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated Last updated 10/2025

Text converted from the manufacturer's document. A □ marks a character that could not be read in the original. Back to the National Semiconductor LM317 discussions