Field-Programmable Gate Arrays - Main Page

Do you have a question? Post it now! No Registration Necessary

Field-Programmable Gate Arrays - FPGAs, PLDs and other programmable logic ICs are discussed here
Web, RSS and Social Media interface to comp.arch.fpga
There are 83390 individual articles here that are part of 15233 discussions
Please see below the list of the most recent and the best rated articles in Field-Programmable Gate Arrays

The most recent discussions

First CFP: The 12th World Congress on Information and Communication Technol...


May 20, 2022, 5:29 pm

** First Call for Papers - please circulate this CFP to your colleagues and networks ** -- The 12th World Congress on Information and Communication Technologies (W ICT'22) -- http://www.mirlabs.... Read more »

First CFP: 13th International Conference on Innovations in Bio-Inspired Com...


May 16, 2022, 10:13 am

** First Call for Papers - please circulate this CFP to your colleagues and networks ** -- The 13th International Conference on Innovations in Bio-Inspired Computing and Applications (IBICA'22) --... Read more »

First CFP: 14th World Congress on Nature and Biologically Inspired Computin...


April 27, 2022, 8:27 am

** First Call for Papers - please circulate this CFP to your colleagues and networks ** -- 14th World Congress on Nature and Biologically Inspired Computing (NaBIC 2022) -- http://www.mirlabs.n... Read more »

First CFP: 14th International Conference on Soft Computing and Pattern Reco...


April 18, 2022, 5:20 pm

** First Call for Papers - please circulate this CFP to your colleagues and networks ** -- 14th International Conference on Soft Computing and Pattern Recognition (SoCPaR 2022) -- http://www.mi... Read more »

First CFP: 18th International Conference on Information Assurance and Secur...


April 15, 2022, 6:52 am

** First Call for Papers - please circulate this CFP to your colleagues and networks ** -- 18th International Conference on Information Assurance and Security (IAS 2022) -- http://www.mirlabs... Read more »

First CFP: 22nd International Conference on Intelligent Systems Design and ...


April 13, 2022, 5:37 am

** First Call for Papers - please circulate this CFP to your colleagues and networks ** -- The 22nd International Conference on Intelligent Systems Design and Appl ications (ISDA?22) ?- http... Read more »

First CFP: 22nd International Conference on Hybrid Intelligent Systems (HIS...


April 9, 2022, 4:55 pm

** First Call for Papers - please circulate this CFP to your colleagues and networks ** -- The 22nd International Conference on Hybrid Intelligent Systems (HIS'22) -- http://www.mirlabs.net/his... Read more »

Development tools for Xilinx Spartan 3


March 3, 2022, 2:45 pm

For support of an old product, we may need to modify a Xilinx Spartan 3 FPGA. This was originally designed in VHDL with Modelsim Designer and ISE 9.2, both no longer available. New Vivado versions ... Read more »

Calculation of throughput of sub-block in digital design (I)


February 20, 2022, 10:18 pm

I am trying to understand the correct way to calculate throughput of a digital hardware design block that forms part of a bigger system. Here are the few scenarios: 1. DUT takes 10 clock cycles to ... Read more »

Old versions of quartus


February 8, 2022, 4:20 pm

Intel have discontinued old versions or Quartus II. For my project, I really really need Quartus II 12.0. Does anyone know of a mirror or a way to obtain old versions? You cannot download from the ... Read more »

Click here for other recent discussions »

The best rated discussions

rating
5

Microchip UNI/O controller core for FPGA


Hi, I needed to access the Microchip 11AA02E48 EEPROM located on a FPGA board. Unfortunately, I couldn't find any VHDL/Verilog sources of a UNI/O controll er. Therefore, I have decided to writ... Read more »

rating
5

Lowest Power Design in an FPGA


What is the lowest power design you have done in an FPGA or CPLD? There have been some very low power devices on the market for a number of years now. I assume there have been some designs that... Read more »

rating
5

VHDL BFMs and VVCs for AXI4-Lite, Avalon-MM, UART, I2C and SPI - for free ...


UVVM - the new VHDL verification methodology is a very good way to structur e your VHDL testbenches - and to make easily understandable, maintainable, extendible and reusable testbench architectur... Read more »

rating
5

Software for FPGA-based PC scope


Hello, Although I am a newbie in FPGA design and have experience only with some simple designs so far, I am thinking of some more ambitious project and want to design a FPGA-based PC scope working in... Read more »

rating
5

lowest-cost FPGA and CPLD


I heard that Lattice Semiconductor Corporation boasted they were providing the lowest-cost FPGA and CPLD solutions, not sure if the news was true. Could anybody confirm it? If so could anybody give m... Read more »

rating
5

ICTP Open Hardware Initiative – Invitation to part icipate in an open-surve...


Dear Colleagues / Friends We would like to invite you to participate in an important survey regarding an open FPGA Hardware initiative by the International Center for Theoretical Physics (ICTP - UN... Read more »

rating
5

Call for beta users for Sigasi integration with Altera Quartus


Hi everybody, I am Philippe Faes, founder of Sigasi. Sigasi sells a design entry and code comprehension tool for VHDL. Many users of Altera Quartus have asked us if Sigasi plugs in to Quartus. We hav... Read more »

rating
4

Job - Promotion - 2D/3D Bildverarbeitug - FPGA


Stellenausschreibung - Echtzeit-2D/3D Bildverarbeitung ------------------------------------------------------ Verg. Gr. 13 TV-L zu besetzen. Schwerpunkt der Forschungsarbeiten liegt auf dem folge... Read more »