Hello FPGA group,
I have to create this sum A+2B+C where A, B, and C are 8 bit std_logic_vector as part of a Sobel function.
What is the best way of doing this?
I have been able to get correct results with the following:
signal sum : std_logic_vector(9 downto 0); begin sum