1. Home
  2. Field-Programmable Gate Arrays
  3. Xilinx Spartan FPGA BlockRAM in Simulation

Xilinx Spartan FPGA BlockRAM in Simulation

My desig directly instantiates Xilinx block ram ramb16_s18_s18, in order to verify that those block rams have been integrated correctly in the design, I'm using the block ram verilog file from ISE unisim directory to validate my design in simulation, but it seems that there are timing issues when I simulate the design in ModelSim. Are those files supposed to be run correctly in simulation? or they're just for FPGAs.

Thanks, Jack

Reply to
jack.harvard
Loading thread data ...

I think that those files can be used in simulation regulary. Just check to see did you included all libraries. What kind of isue you are getting?

Greet> My desig directly instantiates Xilinx block ram ramb16_s18_s18, in

Reply to
Zorjak

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.