1. Home
  2. Field-Programmable Gate Arrays
  3. Xilinx : RLOC ORIGIN

Xilinx : RLOC ORIGIN

Hi,

Just a stupid question:

I need to implement something in high speed so I have to use RLOC_ORIGIN statement as some experts suggested. However, I couldn't find any information regarding to the "which CLB (x?y?) associate with which output pin". Does anyone know which Xilinx document to look at for the "addresses" and phyiscal location of CLBs for certain FPGA? ( I am doing design with Spartan 3 and Virtex 2 pro).

Thanks

Chris

Reply to
Chris Cheung
Loading thread data ...

There are various graphical tools to see the association of CLBs to IOBs, such as PACE, Floorplanner, and FPGA Editor. A straight ASCII file can be generated by running partgen - for example, "partgen -v 3s200ft256" which creates a

3s200ft256.pkg file.

Chris Cheung wrote:

-- Marc Baker Xilinx Applications (408) 879-5375

Reply to
Marc Baker

See also:

formatting link
(for the V2Pro only)

Reply to
Gabor Szakacs

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.