Xilinx Pipelined Divider for V5?

Anyone know if Xilinx plans to support the Pipelined Divider for the V5? Is there an equivalent available, buried in some other Xilinx core? Thanks!