1. Home
  2. Field-Programmable Gate Arrays
  3. Xilinx ISE6.1 Verilog `define macro?

Xilinx ISE6.1 Verilog `define macro?

I tried something like

`define MINIMUM2(x,y) (((x)

Reply to
Hakjs
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.