Hello,
e.g. the XC3SE Datasheet ds312 tells on page 59 in the Clock Buffers/Multiplexers section:
"As specified in DC and Switching Characteristics (Module 3), the select input has a setup time requirement."
This is probaly Tgsi on page 139.
What can happen if the setup time is not met ("End of the world as we knew it?:-)) ? Does the select signal need to be aligned to both input clock edges? If it needs to be aligned to both clocks, how does one achieve that. An if there are that harsh requirements on the select signal, what's the whole point in the BUFGMUX?
Or does the select signal only needs to be aligned with the active edge. Simple latching the enable signal with the BUFGMUX output clock and feeding the latch output to the select of BUFGMUX would do the job (beside the case where the active clock is slow, where the time to the next clock would be needed before the clocks would switch.
Some clarification would be fine.