What is the best application notes or patents filed by Xilinx to disclose Vertex-5 Slice L

Hi, When I am turning to Xilinx Virtex-5 new chips from Virtex-II, I would like to know which patents filed by Xilinx to disclose the contents of Slice L.

Slice M is too complex for me to fully understand at the moment and just knowledge of Slice L is good enough for me to start with Virtex-5 as basic knowledge for it.

Thank you.

Weng

Reply to
Weng Tianxiang
Loading thread data ...

Is page 158 of the Virtex-5 User Guide

formatting link

just too darned simple for you? Are you trying to understand the operation of the part from the detailed silicon level tricks that may or may not be applicable for this part of the device? I tried looking at a DDR IOB cell patent once and found it to be interestingly disconnected from my RTL and chip level design experience. If you are into physical level design of CMOS chips on advanced processes you have a chance of understanding how things come together. If all you want to know is how that chip will work for you, use the User's Guide!

I don't have to know about the metal casting used for the alternator in my car to understand how the alternator works. You don't need patents to understand the SLICE_L.

- John_H

Reply to
John_H

Hi John, Yes, I am interested in ASIC design of Slice L and want someone's help to locate the patent filed by Xilinx that contains the contents of Slice L. I am not interested in slice M that is too complex to me now.

I have already printed the user manual you indicated and carefully read it. But it doesn't meet my curiority.

Weng

Reply to
Weng Tianxiang

Reply to
Peter Alfke

Hi,

Due to recent changes, the 2-to-4 year delay has been reduced somewhat. If you go to

formatting link
you can now view published applications. I'm not sure how soon after filing that an application is made available to the public, but based on random searches of the patents of my colleagues it seems like it is in the neighborhood of 1 year.

I agree with Peter -- rarely will you see what exactly was implemented in the chip in a patent; it is usually some combination of a bunch of patents mixed with good engineering and a dash of trade secrets. And it can be hard to tell what a patent was really about by the time it gets turned into legalize...

- Paul

Reply to
Paul Leventis

CMOS

Hi Peter, Thank you for your advice.

I like reading and learning. Your paper about asynchronous FIFO cooperated with another engineer is the best article I have read in my life.

Weng

Reply to
Weng Tianxiang

Hi Paul, Can you help identify where I can find the patent application: U.S. Appl No. 11/151/796, filed Jun. 14, 2005.

It is said that a patent application will be published after 180 days since its file date. But from U.S. Patent Office, I couldn't find it. Why? Or any other technology to find it? Or it may be delayed longer than 180 days?

Weng

Reply to
Weng Tianxiang

Weng, I am glad you liked the paper. Here it is:

formatting link

Both Cliff Cumm> >

operation

cell

CMOS

you,

my

Reply to
Peter Alfke

is:

formatting link

operation

be

cell

and

of CMOS

things

you,

in my

would

of

Virtex-5

Hi Peter, Yes, I had printed the paper 5 years ago and read it very carefully and the paper teaches me how to understand and handle the asynchronous situation.

The paper not only won the first prize of the conference, but also won my highest comment: it is the best paper I have read in my life !!!

Thank you and Cliff Cummins for the excellent paper that really made contributions to the VHDL world.

Weng

Reply to
Weng Tianxiang

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.