Weird problem in Xilinx WebPack ISE PACE 7.1SP4

Hi,

I've tried to assign pins in PACE for a verilog module like this (I selected a spartan 3 fg456 package):

module test_top(clkin, datain, dataout); input clkin; input datain; output dataout;

always @ (posedge clkin) dataout