Virtex6HXT PCIe 8X Gen2 timing closure problem

I'm having a terrible time getting the V6 PCIe core to consistently meet timing, it works occasionally but usually it misses. I've used the suggested constraints that Coregen puts out but that doesn't seem to be sufficient. There is a 500MHz section in the Xilinx core which is the source of the problems. Has anyone been able to get it to place and route reliably? Is there an area constraint for the 500MHz section or some specific flip flop placements that would help?

Reply to
General Schvantzkoph
Loading thread data ...

What makes you think the 500MHz section in the Xilinx core is the problem not else?

--- Posted via news://freenews.netfront.net/ - Complaints to snipped-for-privacy@netfront.net

Reply to
Like Learn

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.