Has anyone got any example Verilog code for this? I'm currently using Quartus wizard generated code and wrapping it up in a Verilog module so I can use my own parameters instead of running the wizard each time I need a new variation (which is a complete pain). I thought that perhaps inferring the memory might yield better and more efficient results.
Ta.