using the FALLING constrain with cores (coregen)

I am using Xilinx ISE6.1.01i

I would like to use a falling clock on a core (binary counter),

This core does not have a falling edge "selection" such as the BRAM...

I tried the use the FALLING constrain with no success.(no effect)

My question is : is it possible to use the FALLING constrain with cores?

Thanks

Patrice Favreau

Reply to
Patrice Favreau
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.