I would like to use the "locked" output of a DLL to make sure that my internal logic (ie. FSMs) doesn't start-up until a stable system clock is available.
I'm not sure if the "locked" signal is already a synchronous one, or if I better use a 2-stage synchronizing circuit to move it to my system-clock domain. Anyone knows ?
Many thanks, Guy.