Is there a mindelay constraint keyword or something similar? My fpga is producing 1 byte with a clock signal going to the pads and I need the data to be on the pads for 5ns, then clock. So I just need a way to delay the clock until data is definitely ready.
- posted
17 years ago