Hi
I have done some VHDL implementations that were successfully running on an FPGA. However, I still feel unsecure about what constructs so that the design is working in the end. I am using XST, they have some modelling advices for specific constructs. Are there any other sources that could help me to improve my code?
Many thanks!