I'm working on a Xilinx demonstration board equipped with a jtag chain including a SystemACE CF and a Virtex-II FPGA. My goal is to configure the FPGA via Jtag bypassing the SystemACE. Unfortunaly, after the hardware reset, the SystemACE is configured by default to look for a bitstream on the Compact Flash: in this way, it doesn't allow me to reach the FPGA through the Jtag. I have to use Impact software to configure for the first time, and then I can access to FPGA. So, I think that Impact configures the SystemACE in order to transfer data to FPGA. It's possible to program the SystemACE via Jtag?On Xilinx 080 Datasheet (SystemACE CF solution) I can find only 4 instructions (idcode, sample, extest, bypass); in adding to this, it seems that Jtag Configuration Register is not present. Are there any others not documented commands which allow me to configure SystemAce (for example cgfin and cfgout)? Otherwise, have anybody a solution for my problem? Thank you very much. Salvatore
- posted
19 years ago