i want to use system verilog for system modelling,kindy tellme how can i use that and how can i write code suppose for example i want to make model of and gate with test benches how do i compile my code which compiler is required? tell me the whole details mamta
- posted
19 years ago