Hi All, I'm kinda new in the business so this question may be very rookie. Anyways, I was wondering if all synchronous designs need to be state machine based designed or the synchronous behaviour can be modelled using multiple clocked processes like always (in Verilog) blocks activated by clock to do the same thing. Thanks morpheus
- posted
19 years ago