SPARTAN-II, busy signal

Hi all,

Is that possible to put the busy signal (when the FPGA is configuring) in a float state.

I coupled an ARM7 and a SPARTAN-II, and busy signal of the FPGA is directly connected to a data_line of the ARM. As we are doing FPGA configuration over ethernet, busy line corrupt the ARM when it try to configure the FPGA.

There are two solutions:

-- change the schemetic

-- to be able to put busy line in a float state as an other IO line when FPGA is programming :

Are there any option in ISE to do that?

Laurent

formatting link

Reply to
Amontec Team, Laurent Gauch
Loading thread data ...

-- Marc Baker Xilinx Applications (408) 879-5375

Reply to
Marc Baker

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.