Hi, I have a custom made FPGA board with Spartan xc3s1000 -4 fg456 on it. There is this strange behaviour of different bitstreams that made me to turn on the verify option while configuring the FPGA. It was quite disappointing that the verification for different bitstreams fail. The FPGA does get programmed successfully but does not pass the verification phase. I have started suspecting the FPGA part on my board. There are some ISE projects whose generated bitstreams work fine on the board but if I add some functionality in these projects, the FPGA stops responding or start misbehaving. Is there anyway I can verify the complete FPGA for its LUTs, static ram cells etc which hold the configuration bits? In case if some LUTs or ram cells are faulty, is there any way I can know the locations of these faulty cells so that I can try mapping my design on the working area?
Regards SMF