Hello, I am new in FPGA. I am using ISE 9.1.3 on windows.
I wrote some VHDL codes and when I run the simulation ( from process window) the result that I am getting is correct but when I restart simulation ( using toolbar and re run it, I am getting a different result . Is it a bug in ISE or I am doing something wrong?
Best regards