Hello all, I am trying to simulate a post par simulation model of a design which contains block RAMs. The source code is simulated using the simulation block RAM model. And the internal memory is accessed using '.' operator. This suceessfully simulated. But when i tried to imulte the post par model an error occured. I have used the X_ library files for simulation. Initially i simulted and only accessed the output signals. This version simulated successfully. But when i tried to access the internal memory using . operator. At the time of loading the design an error occured. It reported no load error for a mux which is not part of the RAM. Found no reation between the error reported mux and the RAM. Why this condition. I just tried to access the RAM in the simulation. What could be the problem. regards Sumesh
- posted
17 years ago