Hi.
On Virtex4, is is possible to connect a BRAM to both instruction and data OCM busses of the PPC? I would like the OCM to behave similar to a non-cached plb_bram, where data can be executed as code. I don't care whether code and data share the same address space or not.
Regards, Marc