Scrambling for Lattice SC

- A
- ALuPin
  
  Contact options for registered users
posted
17 years ago

Mon, Jan 22, 2007 4:08 PM

Hi newsgroup,

is it possible to design some scrambling mechanism for Lattice SC FPGAs with some additional CPLD/FPGA ? Unfortunately there is no integrated circuit included yet to protect the bitstream.

Thank you for your opinions.

Rgds Andre

Loading thread data ...

XML Sitemap
Terms of Service
Privacy Policy
Contact

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.