1. Home
  2. Field-Programmable Gate Arrays
  3. 'RSVD' pin on V2/V2P

'RSVD' pin on V2/V2P

Hi,

Does anyone know what to do with the pin on V2P called "RSVD"?

I guess I'm meant to leave it open, but I haven't found anything in the datasheet or the Xilinx answers database that says for sure.

TIA, Allan.

Reply to
Allan Herriman
Loading thread data ...

Allan,

In several designs that I've done it's been left open, and all is well. In fact, on the schematic symbols I've created I've added the note "DO NOT CONNECT" next to the pin. I can't recall where I got that information.

Bob

Reply to
Bob

formatting link
Table 5-1 page 345 in the Virtex II-Pro Platform FPGA User Guide says RSVD Reserved pin - do not connect

Alan Nishioka snipped-for-privacy@accom.com

Reply to
Alan Nishioka

So it does! Thanks for that.

Allan.

Reply to
Allan Herriman

:

formatting link
: Table 5-1 page 345 in the Virtex II-Pro Platform FPGA User Guide says : RSVD Reserved pin - do not connect

Could it be that RSVD means ReSerVeD? :-)

--
Uwe Bonnes                bon@elektron.ikp.physik.tu-darmstadt.de

Institut fuer Kernphysik  Schlossgartenstrasse 9  64289 Darmstadt
--------- Tel. 06151 162516 -------- Fax. 06151 164321 ----------
Reply to
Uwe Bonnes

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.