Do you have a question? Post it now! No Registration Necessary
- Posted on
August 10, 2003, 3:55 am
rate this thread
Re: Xilinx virtex II DCM CLKFX output not working
achieved. My reset sequencing module takes this into account and holds the
rest of the FPGA in reset until all DCM's are up and running. It resets the
DCM's, waits for a period of time and then samples for a lock condition. If
no lock was achieved the sequence repeats (reset, look for lock).
We've slightly trimmed the long signature. Click to see the full one.
- » Free Webinar Thursday: UVVM ? The standardized o pen source VHDL testbench archi...
- — Newest thread in » Field-Programmable Gate Arrays
- » engineered data path versus inferred data path
- — Last Updated thread in » Field-Programmable Gate Arrays