Re: ASIC divider in FPGA?

Do you have a question? Post it now! No Registration Necessary

Translate This Thread From English to


Quoted text here. Click to load it
an
FPGA.
bound to
small.




Algorithms like that used in the IBM 360/91 or Cray-1 could be implemented
as combinatorial dividers.   An iterative algorithm like the 360/91, or
fully pipelined like the Cray-1 could also be implemented depending on the
required speed and available clock.

Possibly implemented in combination with the block RAM a reasonably
efficient implementation might be possible.

-- glen



Site Timeline