Question regarding EDK

Do you have a question? Post it now! No Registration Necessary

Translate This Thread From English to

Threaded View
While creating a new design using EDK,
 in ADD/EDIT CORES -> PORTS tab
Signals can be separated into external ports and internal ports. Does
anyone know of any document which explains this?

All these ports are internal or external with respect to what??? Which
signals should you call internal and which signals should be called
external???

Please help.


Re: Question regarding EDK
While creating a new design using EDK,
 in ADD/EDIT CORES -> PORTS tab
Signals can be separated into external ports and internal ports. Does
anyone know of any document which explains this?

All these ports are internal or external with respect to what??? Which
signals should you call internal and which signals should be called
external???

Please help.


Re: Question regarding EDK
While creating a new design using EDK,
 in ADD/EDIT CORES -> PORTS tab
Signals can be separated into external ports and internal ports. Does
anyone know of any document which explains this?

All these ports are internal or external with respect to what??? Which
signals should you call internal and which signals should be called
external???

Please help.


Re: Question regarding EDK
Quoted text here. Click to load it
http://www.xilinx.com/ise/embedded/edk_docs.htm
In particular, the "Embedded System Tools Reference Guide (EST)" and
"Platform Studio Tools User Guide" may be helpful to get an overal feel
for EDK. I don't think they specifically answer your question above,
but will provide a high-level view of EDK.
Quoted text here. Click to load it
Which
The external ports are the inputs/outputs to/from the FPGA. For
instance, if you are using the serial interface (UART), you will have a
few of these external ports. These ports should be listed at the top of
the MHS file. (see the EST guide for what the MHS file is)

The internal ports are the inputs/outputs to/from the top-level
modules/pcores in  the EDK design. If you look at the MHS file, these
are the ports that are listed for each pcore in your design.


Re: Question regarding EDK
Thanks, that was helpful.

Milind


Site Timeline