Hello,
I have the following VSD (very simple design)
module a2v(clka, clkb); input clka; output clkb; buf b1(clkb,clka); endmodule
I expect the clock input to come out as the output (with a delay or not/whatever) I then goto simulation waveform, and the output changes to 1 and then stays at 1. Any ideas why that would be so?