Any advice please.
I am creating a parallel uP interface to my fpga and i have separate 'processes' for the read and write functions. My question is : Will quartus synthesise separate address decoders - one for the read and one for the write, or is it 'clever' enough to munge the two together in the same decoder when synthesising ? (not sure of the tech term but is this resource sharing ?) Any help will be much appreciated