Problem with SLL: "sll can not have such operands in this context" and bit-testing

I've defined this signals:

signal accu : std_logic_vector(31 downto 0) := (others => '0'); signal data : integer range 0 to 255 := 0;

Within a process, which is triggered with like this:

if clk'event and clk = '0' then

I try to shift the accu (I'm trying to build a CPU) :

accu

Reply to
Frank Buss
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.