I need to use Rocket-IO in Vertex-4 to receive data at the rate of
6.22Gbps. My reference clock input to the Rocket-IO is 155.5MHz. Data rate is 40X of that clock. I need to have a parallel output in 40-bit-wide format and output at 155.5MHz rate. I do not need any other process inside the Rocket-IO. I just need to do serial-to-parellel conversion. I have followed the guide of Rocket-IO and also got some help from Xilinx engineer to get a start. Now I have simulated with VCS to see the Rocket-io output data as I intended to.However if I run the simulation longer I see the parallel output become incorrect at every 40th parellel output word. The expected value is not there. Instead the value in the previous clock cycle is repeated. This goes on at every 40th word. All other output words are correct.
I am wondering if any other V4 Rocket-IO user faces the same problem. Could it be the simulation model's problem, Xilinx Rocket-IO's bug, or something I did not set up correct? Unfortunately the same Xilinx engineer keeps quite since I sent my question to him. Maybe too busy?
Appreciated for any help. If needed I can send all the files including instantiation to GT11 and testbench. These are verilog files.