plb_ddr_v1_00_b, PLB_SMErr

Hello,

does anybody has an idea, what kind of error pattern causes the plb_ddr controller to not correctly complete a read access to the ddr-sdram but instead indicating with the asserted PLB_SMErr that the access has failed?

Many thanks for your replies.

Christian

Reply to
Christian Haase
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.