1. Home
  2. Field-Programmable Gate Arrays
  3. Place Error

Place Error

Hi,

I am trying to implement the Opencores PCI Bridge on a MEMEC 2s200 Spartan II. When I synthezise using a .UCF file I get the following error:

ERROR:Place:207 - Due to SelectIO banking constraints, the IOBs in your design cannot be automatically placed.

Any help?

Thanks

Reply to
stbcasa
Loading thread data ...

Since you are using a board product, you need to place your IOB's in order to match the actual board layout. This error message indicates that there are at least some IOB's without LOC constraints in your .UCF file.

Generally this message will only occur when your I/O type requires special voltage (Vcco) or other resources (Vref or DCI resistors).

If you are using a .UCF file provided by MEMEC, make sure the pin names for PCI match the net names in the Opencores PCI Bridge.

Also look at your place and route report. Near the top there is a summary of device usage. One line of this indicates the percentage of LOC'd IOB's. For a design on a board product, this should be 100%.

Regards, Gabor

Reply to
Gabor

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.