1. Home
  2. Field-Programmable Gate Arrays
  3. Partial reconfiguration

Partial reconfiguration

Hi all, does anybody know how partial reconfiguration is carried out in new Xilinx FPGAs (Spartan3 and Virtex4)? These devices have no internal three-state buffers or bus macros, so is there a way to avoid contentions during reconfiguration?!?

Thanks, Antonio

Reply to
A.D.
Loading thread data ...

Antonio,

Actually, the Spartan3 and Virtex4 do have bus macros available for use with ISE 8.x. The only place I know of on the web that has the latest bus macros is Xilinx's Partial Reconfiguration Early Access Software Tools website. There are early access tools, so you need to apply and be granted access. I believe Xilinx requires a certain level of local support to be in place before granting access. You can apply for access at

formatting link

I hope this helps,

David

A.D. wrote:

Reply to
David

Thanks a lot David! Antonio

Reply to
A.D.

Reply to
GaLaKtIkUs™

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.