Has any one done netlist simulation . Virtex-4 FPGA . Power PC Based Architecture. Boot , Instruction and Data code resides on External SDRAM.( So using Power PC SWIFT or Smart model is ruled out). I am using (Coreconnect -PLB-BFM) for functional simulation. I need help regarding the netlist simulation .
Regards Sash