Hello all:
I am a new guy for the fpga region. I get some problem recently, is waveform can simulate the varable which declared as "signal" in VHDL program? I stick over there for 3 days, please advice....
ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.