Hi,
there was a thread with the same topic here:
In addition to this I would like to know if it is possible and advisable to make an FPGA hot by intentionally creating contention within the FPGA.
I know that this it not possible with HDL but with JBits this should be possible.
Thank you.