Hey ppl
Is there a way we can have a control over the input order of the LUTs...I see that eventhough we specify the inputs in the VHDL code (I0, I1, I2 and I3), during the mapping process, the tool automatically makes modifications and the routed design has a different order than the one specified in the VHDL code....
Thanks in Advance
Mr.B