Hi there,
I've heard that some Lattice FPGAs support M-LVDS signalling.
Did anyone has any experience with lattice M-LVDS? Are they true M-LVDS driver/receivers? What are the deviations from the TIA/EIA-899 specification? Finally are They current-mode drivers?
Thanks.