Hi, I use ISE8.1 (webpack) in Verilog. I try to use inout port. Sample code: module ....(... inout wire[7:0] data, ...); reg [7:0] buff; reg hiZ;
assign data=hiZ ? 8'bzzzz_zzzz:buff; .... endmodule
When I use xst to synthesis, and when I look at RTL logic , I cannot find tristate buffer in the circuit. And when I simulate with ModelSIM XE 6.0d (eval version), I got xxxx instead of zzzz.
Thank you, Sam