Do you have a question? Post it now! No Registration Necessary
- Posted on
- Thomas Oehme
September 5, 2003, 7:39 am
rate this thread
Re: ISE: use verilog-modules in an vhdl-design-flow
In ISE 5.x, you can only use one of VHDL and Verilog at a time, using
the normal "flow".
1. Use a compiler such as Synplify or Leonardo.
2a. Rewrite your Verilog in VHDL.
2b. Rewrite your VHDL in Verilog.
3. Wait until ISE 6.1 (coming RSN), which supposedly will support
VHDL and Verilog at the same time.
4. Compile your Verilog to EDIF (or whatever) as a separate step, and
instantiate that in your VHDL as a black box. Compile your VHDL
*without* the Verilog module as part of the list of files to compile.
The back end tools (ngdbuild) will patch the already compiled Verilog
module into the hole left in the VHDL.
Note that this will require two "projects."
Re: use verilog-modules in an vhdl-design-flow
This depends on your tool set.
If you've got HDL->third party synthesis tool->FPGA P+R tool, this
should be easy enough.
An overview is....
Instantiate a VHDL component that has the same port mapping as
the VHDL component. Synthesise your VHDL and a black box is
created in the EDIF file for the component.
Synthesise the verilog to create the component that'll fit in the
black box (make sure you don't allow output buffers to be
Run your P+R tool, it should then plug the edif of the component
into the VHDL file.
Nial Stewart Developments Ltd
FPGA and High Speed Digital Design
- » Need help to understand: Efficient Multi-Ported Memories for FPGAs
- — Newest thread in » Field-Programmable Gate Arrays