Dear everyone We are doing DDR interface design with the Xilinx Virtex-4. Actually, it's kind of straight forward, I just want to use MIG 1.5 to generate a module that we want to use. Is that necessary to use Modsim to simulate the design? Can we just use Xilinx ISE to do that job? Since this will cost extra and we are in tight budget. We don't have too much experiences on that. Anyone did that?
Thanks, C.