hi! i am developing i2c master in FPGA. suppose ia m transmitting 1. i have doubt whether data transition should be at mid edge of scl when it is low or at the falling edge as in the below waveform.
scl -------------- ---------------------- | | | / here | / or | | ------------------ ---------------------------- |------------------- | here | SDA ---------------------- |------------------------------------