How to simulator XILINX CPLD with off_chip wiring?

Do you have a question? Post it now! No Registration Necessary

Translate This Thread From English to

I have a question when I simulator my VHDL code after fitting. I would like
to connect an IO pin to GCK2 pin, another IO pin to GSR pin. Is there a way
to include those information in the simulation?

vax, 3900

Site Timeline