1. Home
  2. Field-Programmable Gate Arrays
  3. How to simulator XILINX CPLD with off_chip wiring?

How to simulator XILINX CPLD with off_chip wiring?

I have a question when I simulator my VHDL code after fitting. I would like to connect an IO pin to GCK2 pin, another IO pin to GSR pin. Is there a way to include those information in the simulation?

vax, 3900

Reply to
vax,3900
Loading thread data ...

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.