hi, there,
I want to set one of I/O pin as 3 state, how can I do this in Xilinx FPGA using Verilog?
thanks
hi, there,
I want to set one of I/O pin as 3 state, how can I do this in Xilinx FPGA using Verilog?
thanks
You may want to ask in comp.lang.verilog.
VHDL code:
-- this makes the output "out_pin" hi-impedance when "Z_enable" is a '1'.
-- Otherwise, "out_pin" is assigned the value of "some_bit". out_pin
Moreover, you may need to constrain that pin as a tristate driver by explicitly specifying that to your synthesis tool outside of VHDL.
Regards,
Alif.
ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.