Do you have a question? Post it now! No Registration Necessary
- Posted on
- How to make a clock delay?
January 24, 2007, 11:38 am
rate this thread
Re: How to make a clock delay?
<anesserm> wrote in message
Only if you disable logic optomizations in your synthesis tool....which in
most cases is generally 'not' what you want to do. PLL (Altera), DCM
(Xilinx) or re-examining the design as to why you think you need a delayed
clock is a better approach.
- » book recommendation for self study in digital logic design
- — Next thread in » Field-Programmable Gate Arrays